水平: Mid-Senior level

工作类型: Full-time

Loading ...

工作内容

FPGA Firmware Engineering Manager

Top2 Semiconductor Organization in the world

Location: Bangalore

As a manager, set priorities for the team, get results across boundaries, ensure an inclusive work environment, develop employees, and manage performance. Plans, provides resources for and directs activities in engineering function to meet schedules, standards, and cost. Cultivates and reinforces appropriate group values, norms and behaviors. Identifies and analyzes problems, plans, tasks, and solutions. Provides guidance on employee development, performance, and productivity issues. Plans and schedules daily tasks, uses judgement on a variety of problems requiring deviation from standard practices. Inadequacies and erroneous decisions would cause moderate inconvenience and expense.Qualifications:

Tech-Managerial role - Leading core technology firmware/software teams

10 - 18 years of experience - minimum 5 years in people management role

Bachelor Degree in Electrical Engineering or Master Degree in Electrical Engineering or Computer Engineering

Proven experience to technically guide, lead, mentor the engineering team to the next level

Strong and Assertive leader, who can debate, challenge and drive cross functional and geo Architects and Program leads and managers

Strong expertise and exposure on (C, C++, Perl, Python, Tcl, etc.) based firmware/software products

Software-firmware-hardware architecture codesign and development

Experience in hardware micro-architecture details and software embedded concepts

Past experience in implementing Low level Driver/Firmware, SW/FW interface design and deep insight into the hardware internal architecture

Experience in ARM, DSP, Micro-controller low level embedded software programming including HW configuration, state machine design with timing constraints

Proficiency in various hardware Debugging Tools, methodologies using Pre-Silicon Emulator and Post Silicon Boards for issues in the hardware-software boundaries

Security domain concepts (integrity, authentication, encryption)would be a very big plus

RTL design, FPGA design, and FPGA design tools understanding would be a plus

Contact: Uday Bhaskar

Mulya Technologies

"Mining the Knowledge Community"

Email id : muday_bhaskar@yahoo.com

Loading ...
Loading ...

最后期限: 09-06-2024

点击免费申请候选人

申请

Loading ...
Loading ...

相同的工作

Loading ...
Loading ...