Sr. Silicon Design Engineer(101761)

☞ Advanced Micro Devices, Inc

看过: 101

更新日: 06-05-2024

位置: Hyderabad / Secunderabad Telangana

类别: 电气/电子

行业:

Loading ...

工作内容

What you do at AMD changes everything



At AMD, we push the boundaries of what is possible. We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center.



Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results. It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world. If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.


THE ROLE:

This person will be part of next generation SoC Verification team. Requires strong hands-on knowledge of all facets of the IC design process and good understanding of Verilog/SV/UVM



Key Responsibilities:
  • Responsible for participating in the pre-silicon verification for full chip, blocks, multi-chip and system-level verification
  • Specifying design verification plan at soc level/IP level
  • Specifying or reviewing verification plans for complex blocks within the ASIC
  • Responsible for developing complex verification environment using the latest coverage/assertions based verification design methodology, which includes :
o self-checking, reusable, automated verification environment : both at full-chip & block level
o Constrained random generators and reference models

Job Requirements and Skills:
  • B.E/B.Tech/M.E/M.Tech in Electrical/Electronics Engineering
  • Minimum 5+ years of experience in ASIC Design Verification
  • Must have excellent knowledge of ASIC Design Flow and SOC architecture
  • Experience in developing complex testbench/model in verilog, System verilog or SystemC
  • Experience with coverage-based verification methodology
  • Experience in writing testplans and testcases
  • Excellent debug skills in functional simulations are must.
  • Experience in random test generation, coverage analysis, failure debug
  • Experience in low power concepts/verification (NLP/UPF) and emulation is good-to-have
  • Strong Verilog, SystemVerilog, PLI interface, C/C++, Perl/shell scripts programming skills.
  • Must have good communication skills and the ability/desire to foster a team environment.

Academic credentials:

B.E/B.Tech or M.E/M.Tech degree in ECE/ Electrical Engineering with Digital Systems/VLSI as major


Location: Hyderabad

We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status. We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation.


#LI-PK1



Requisition Number:101761
Country/Region/Location:India State/Province:Telangana City:Hyderabad
Job Function:Design

Loading ...
Loading ...

最后期限: 20-06-2024

点击免费申请候选人

申请

报告工作
Loading ...
Loading ...

相同的工作

Loading ...
Loading ...